This study represents designing and implementation of a low power and high speed 16 order FIR filter. To optimize filter area, delay and power, different multiplication techniques such as Vedic multiplier, add and shift method and Wallace tree (WT) multiplier are used for the multiplication of filter coefficient with filter input. Various adders such as ripple carry adder, Kogge Stone adder,
Brent Kung adder, Ladner Fischer adder and Han Carlson adder are analysed for optimum performance study for further use in various multiplication techniques along with barrel shifter.
Secondly optimisation of filter area and delay is done by using add and shift method for multiplication, although it increases power dissipation of the filter. To reduce the complexity of filter, coefficients are represented in canonical signed digit representation as it is more efficient than traditional binary representation. The finite impulse-response (FIR) filter is designed in MATLAB using equiripple method and the same filter is synthesized on Xilinx Spartan 3E XC3S500E target field-programmable gate array device using Verilog Hardware Description 
Proposed Method:
The speed of the multiplier determines the execution time and speed of FIR filter processor.
Therefore, performances of different multiplication techniques are required to be analysed in order to optimize filter area, power and delay. Present work analyses FIR filter designed using Vedic multiplier (VM) where ripple carry adder (RCA) and Brent Kung (BK) adder are used to add multiplication of coefficients and filter input. Second, we have analysed performance of Vedic Mathematics used in ancient India for the multiplication of two decimal numbers. In our earlier work, it was observed that the filter with VM and BK adder occupies more area but consumes lesser delay than the filter design with VM and RCA. Therefore for further optimisation, add and shift method is used instead of VM, because this method is more efficient than the conventional multiplication method. For this purpose barrel shifter and different types of adders are used. Filter
Coefficients are represented in CSD representation instead of traditional binary representation as it is more efficient.
Applications:
1. multimedia 2. digital signal processing
Advantages:
Area, delay and power reduced.
System Configuration:-
In the hardware part a normal computer where Xilinx ISE 14.3 software can be easily operated is required, i.e., with a minimum system configuration HARDWARE REQUIREMENT Processor -Pentium -III Speed -1.1 GHz RAM -1 GB (min)
